DiSEqC για τεχνικούς
Πίνακας περιεχομένων
[1.0] Preface
[2.0] Background
[3.0] Introduction
[4.0] Going Digital
[4.1] The Frame Byte
[4.2] The Address Byte
[4.3] The Command Byte
[4.4] The Optional Data Byte
[5.0] Configuration Data
[5.1] The Status Byte
[5.2] The Configuration Byte
[5.3] The Committed Switches Byte
[6.0] The Bus Modem
[6.1] DiSEqC Data Transfer
[6.2] Hardware
[6.3] Ordered Co-Existence
[7.0] Example of a DiSEqC Data Transfer
[8.0] Compatibility with Dated Equipment
[8.1] The Analog Control Signals
[8.2] DiSEqC Control
[9.0] Combination of DiSEqC Components
[9.1] Parallel Operation
[9.2] Cascaded Operation
[9.2.1] Example
[10.0] DiSEqC Level
[10.1] Slave Components
[10.2] Master Components
[11.0] System Compatibility
[12.0] Conclusion
Πνευματικά δικαιώματα (γ) 1996-2024 SatLex® - Chris Mitiu / Με επιφύλαξη παντός δικαιώματος.
https://satlex.net/